

Section I - Clean Version

The Pending Claims:

- Mark 31*
1. An integrated circuit device comprising:
a conductive pad to receive an input signal from an external signal line;
a first doped region, underlying and surrounding the conductive pad;
a conductive region disposed in the first doped region;
a first tap region spaced apart from and surrounding a substantial portion of the first doped region, wherein the first tap region is electrically coupled to a first supply voltage;
an output driver transistor having a drain region and a source region, wherein the drain region is electrically coupled to the conductive pad; and
a second tap region surrounding the output driver transistor, wherein the second tap region is electrically and physically coupled to a second supply voltage and the source region.

A1 MDC1

 2. The integrated circuit device of claim 1 wherein the first and second supply voltages are ground.

Mark 32

 3. The integrated circuit device of claim 2 wherein the first tap region substantially surrounds the first doped region.
 4. The integrated circuit device of claim 3 wherein the first tap region is a discontinuous region.
 5. The integrated circuit device of claim 1 wherein the first doped region is of a first doping density of a first conductivity type, the conductive region is of a second doping density of the first conductivity type wherein the first doping density is less than the second doping density.

MDC1

 6. The integrated circuit device of claim 1 wherein the first tap region is a third doped region and the second tap region is a fourth doped region.

Deck 03

7. The integrated circuit device of claim 1 wherein the third doped region is of an opposite conductivity type than the first doped region.

8. The integrated circuit device of claim 1 wherein the fourth doped region is a P type doped region and the output driver transistor is an NMOS type transistor.

Sub C1

9. The integrated circuit device of claim 1 wherein a portion of the first tap region is decoupled from the first supply voltage to provide a predetermined equivalent series resistance between the first doped region and the first supply voltage.

A' Dope B4

10. The integrated circuit device of claim 1 wherein the first tap region substantially surrounds the first doped region.

Sub C1

11. The integrated circuit device of claim 10 wherein the first tap region is a discontinuous region.

Deck 05

12. A bond pad for an integrated circuit device, the bond pad comprising:
a conductive bonding layer;
a first doped region, underlying and surrounding the conductive bonding layer;
a conductive region disposed in the first doped region, the conductive region having a surface area at least substantially equal to the surface area of the conductive bonding layer; and
a conductive tap region spaced apart from and surrounding at least a portion of the first doped region, wherein a portion of the conductive tap region is electrically coupled to a supply voltage.

Sub C1

13. The bond pad of claim 12 wherein the supply voltage is a ground voltage and the conductive bonding layer includes a metal.

deut. only

14. The bond pad of claim 12 wherein the first doped region is of a first doping density of a first conductivity type the conductive region is of a second doping density of the first conductivity type wherein the first doping density is less than the second doping density.

new cr

15. The bond pad of claim 12 wherein the conductive tap region is a third doped region and is of an opposite conductivity type than the first doped region.

A1

16. The bond pad of claim 12 wherein a portion of the conductive tap region is decoupled from the supply voltage to provide a predetermined equivalent series resistance between the doped region and the supply voltage.

17. The bond pad of claim 12 wherein the conductive tap region is a continuous region.

18. The bond pad of claim 17 wherein the conductive tap region substantially surrounds the doped region.

19. The bond pad of claim 12 wherein the conductive tap region is a discontinuous region.

20. The bond pad of claim 19 wherein the conductive tap region substantially surrounds the doped region in a concentric-like manner.

21. The bond pad of claim 12 wherein the conductive region is polysilicon.

22. The bond pad of claim 21 wherein the conductive tap region is an doped layer positioned beneath the conductive region.

(a)

23. A transistor layout for an integrated circuit device having a bond pad, the transistor layout comprising:

a drain region electrically coupled to the bond pad;

a source region; and

a conductive tap region spaced proximal to and surrounding the drain region, wherein the conductive tap region is electrically coupled to a supply voltage and electrically and physically coupled to the source region.

24. The transistor layout of claim 23 wherein the supply voltage is coupled to a ground voltage.

(b)

25. The transistor layout of claim 23 wherein the conductive tap region is an opposite conductivity type to a conductivity type of the source region.

(c)

26. The transistor layout of claim 23 wherein the conductive tap region is spaced proximal to and surrounds the drain region.

(d)

27. The transistor layout of claim 23 wherein the conductive tap region is a discontinuous region.

28. The transistor layout of claim 23 further including:

a plurality of source regions, each source region of the plurality of source regions being electrically and physically coupled to the conductive tap region;

a plurality of drain regions, each drain region of the plurality of drain regions being electrically coupled to the bond pad; and

wherein the conductive tap region is spaced proximal to and surrounds at least one drain region of the plurality of drain regions.